JNTU

JNTU B.Tech II Year ELECTRONIC CIRCUIT ANALYSIS Previous Question Paper (December - 2017 - R13)

B.Tech | II Year | II Semester | R13 | December - 2017

Answer PaperPaper Code: 114CVMaximum Marks: 75Time: 3 Hours

Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks.

Part A

125 marks
a

Draw a small signal low frequency model of a transistor.

2 marks

Answer

The small signal low frequency hybrid-pi model consists of a base-emitter resistance r_be (or h_ie) in series with the base, and a dependent current source g_m * V_be (or h_fe * i_b) connected between the collector and emitter terminals.

b

State dual of Miller’s theorem and also write its applications.

3 marks

Answer

The dual of Miller’s theorem states that if an impedance Z is connected between two nodes with voltages V1 and V2, it can be replaced by two impedances Z1 = Z * (I1 / (I1 - I2)) and Z2 = Z * (I2 / (I2 - I1)) connected to ground. It is primarily used to simplify the analysis of feedback circuits and to determine input and output impedances in complex amplifier configurations.

c

What is unity crossover frequency?

2 marks

Answer

Sign in to view the complete answer paper.

d

Define a short circuit gain of a transistor in CE configuration at high frequencies.

3 marks

Answer

Sign in to view the complete answer paper.

e

What is effect of negative feedback on amplifier gain?

2 marks

Answer

Sign in to view the complete answer paper.

f

State Barkhausen criterion of oscillator.

3 marks

Answer

Sign in to view the complete answer paper.

g

Why heat sinks are needed?

2 marks

Answer

Sign in to view the complete answer paper.

h

What is mean by crossover distortion?

3 marks

Answer

Sign in to view the complete answer paper.

i

Define Q factor of tuned amplifier.

2 marks

Answer

Sign in to view the complete answer paper.

j

What are the limitations of Single tuned amplifier?

3 marks

Answer

Sign in to view the complete answer paper.

Part B

210 marks
a

The h parameters of a transistor used in single stage amplifier circuit are hie = 1100, hre =1, hfe=51 and hoe=25µA. Determine the amplifier parameters for CC configuration when RS=RL=10K.

5 marks

Answer

Sign in to view the complete answer paper.

b

For any single-stage amplifier express input resistance in terms of current gain and h-parameters only.

5 marks

Answer

Sign in to view the complete answer paper.

OR
310 marks
a

Derive the bandwidth of a multistage amplifier, assuming that each stage has same upper and lower cut off frequencies.

5 marks

Answer

Sign in to view the complete answer paper.

b

For the two stage amplifier of the figure 1, calculate the input and output impedance, and the individual and overall voltage gains. Assume hfe =50, hie=1.1kΩ, hre = hoe= 0.

5 marks

Answer

Sign in to view the complete answer paper.

410 marks
a

A transistor biased at 20mA, 20V, it has the h-parameters at room temperature hie =500Ω, hfe=100, hre =10⁻⁴, hoe =4×10⁻⁵℧. It has fT =50MHz and CC=3pF. Find all the values of hybrid π components.

5 marks

Answer

Sign in to view the complete answer paper.

b

The 3-db bandwidth of an amplifier extends from 20 Hz to 20 kHz. Find the frequency range over which the voltage gain differs by only 1 dB from the mid band value.

5 marks

Answer

Sign in to view the complete answer paper.

OR
510 marks
a

The amplifier of figure 2 uses a FET with IDSS =3mA, Vp= -3V, rd>>Rd. Find the quiescent drain current, quiescent drain to source voltage and AV.

5 marks

Answer

Sign in to view the complete answer paper.

b

Derive the equation for voltage gain of a CS FET amplifier.

5 marks

Answer

Sign in to view the complete answer paper.

610 marks
a

An amplifier has an open loop voltage gain of 1000 and delivers 10W output with 10% second harmonic distortion when the input is 10mV. Find the distortion if 60dB of negative feedback is applied.

5 marks

Answer

Sign in to view the complete answer paper.

b

Calculate Avf = V0/Vs, Rif and Rof for the circuit shown in figure 3 use typical h parameter values. Rs=RC=10K and Re=1K.

5 marks

Answer

Sign in to view the complete answer paper.

OR
710 marks
a

Derive an expression for frequency of oscillations of a RC phase shift oscillator using transistor.

5 marks

Answer

Sign in to view the complete answer paper.

b

A colpitts oscillator is designed with C1 = 100pF and C2=7500pF. Find the range of inductance values if the frequency of oscillations vary between 950 and 2050KHz.

5 marks

Answer

Sign in to view the complete answer paper.

810 marks
a

Classify amplifiers based on operating point selection. Compare them in terms of efficiency and distortion.

5 marks

Answer

Sign in to view the complete answer paper.

b

A transformer coupled class A large signal amplifier has maximum and minimum values of collector-to-emitter voltage of 25V and 2.5V. Determine its collector efficiency.

5 marks

Answer

Sign in to view the complete answer paper.

OR
910 marks
a

What is push pull configuration and how does this circuit reduce the harmonic distortion?

5 marks

Answer

Sign in to view the complete answer paper.

b

Given an ideal class B Push Pull amplifier whose collector supply voltage is Vcc, and RL′ = n²RL are fixed as base current excitation is varied, show that the collector dissipation Pc is zero at no signal, rises as Vm increases and passes through a maximum at Vm=2Vcc/π.

5 marks

Answer

Sign in to view the complete answer paper.

10

Draw the circuit diagram of double tuned amplifier and explain its working and derive the equation for bandwidth.

10 marks

Answer

Sign in to view the complete answer paper.

OR
1110 marks
a

How to reduce the instability in tuned amplifier? Explain them with neat circuit diagram.

5 marks

Answer

Sign in to view the complete answer paper.

b

What are the advantages of stagger tuned amplifier? Draw its frequency response.

5 marks

Answer

Sign in to view the complete answer paper.

About this paper

This page contains the solved question paper with answers of ELECTRONIC CIRCUIT ANALYSIS from JNTU for B.Tech ECE II Year II Semester, December - 2017, R13.

For the question paper without answers, switch to the Question Paper tab.

Other papers in ELECTRONIC CIRCUIT ANALYSIS

Loading Question Papers

Fetching data from database...