JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B.Tech II SWITCHING THEORY AND LOGIC DESIGN Previous Question Paper (December - 2018 - R16)

B.Tech | II | II | R16 | December - 2018

Answer PaperPaper Code: 134CFMaximum Marks: 75Time: 3 Hours

Part A is compulsory. Answer all questions. Part B consists of 5 Units. Answer any one full question from each unit.

Part A

125 marks
a

Convert the following numbers with the given radix to decimal: (i) A116 (ii) 617

2 marks

Answer

(i) A116 = (10 × 161) + (1 × 160) = 160 + 1 = 16110

(ii) 617 = (6 × 71) + (1 × 70) = 42 + 1 = 4310

b

Represent the following decimal number in BCD: 13597; 99880; 93286.

3 marks

Answer

BCD representation replaces each decimal digit with its 4-bit binary equivalent:

13597: 0001 0011 0101 1001 0111

99880: 1001 1001 1000 1000 0000

93286: 1001 0011 0010 1000 0110

c

Find the complements of the following: (i) x'yz' + x'y'z (ii) x(y'z' + yz).

2 marks

Answer

Sign in to view the complete answer paper.

d

Implement the function with only NAND gates: F(x,y,z) = Σ(0,6).

3 marks

Answer

Sign in to view the complete answer paper.

e

Differentiate combinational and sequential circuits.

2 marks

Answer

Sign in to view the complete answer paper.

f

Define clock skew.

3 marks

Answer

Sign in to view the complete answer paper.

g

What is state diagram?

2 marks

Answer

Sign in to view the complete answer paper.

h

Differentiate asynchronous and synchronous counters.

3 marks

Answer

Sign in to view the complete answer paper.

i

Differentiate completely specified and incompletely specified sequential machines.

2 marks

Answer

Sign in to view the complete answer paper.

j

Write capabilities and limitations of Finite-State machine.

3 marks

Answer

Sign in to view the complete answer paper.

Part B - Unit I

210 marks
a

Solve for X: (i) (F3A7C2)16 = (X)10 (ii) (2AC5)16 = (10949)X (iii) (0.93)10 = (X)8 (iv) (4057.06)8 = (X)10

5 marks

Answer

Sign in to view the complete answer paper.

b

Subtract 27810 from 49510 using the excess-3 subtractor.

5 marks

Answer

Sign in to view the complete answer paper.

OR
310 marks
a

Prove that AB'C + B + BD' + ABD' + A'C = B + C.

5 marks

Answer

Sign in to view the complete answer paper.

b

Expand minterms and maxterms for: AB' + ABD' + A + ABC'D.

5 marks

Answer

Sign in to view the complete answer paper.

Part B - Unit II

410 marks
a

Simplify using Boolean postulates and verify using K-map: (x + y' + xy') (xy + x'z + yz)

5 marks

Answer

Sign in to view the complete answer paper.

b

Simplify using Boolean postulates and verify using K-map: (A+B) (A'+C) (B+C)

5 marks

Answer

Sign in to view the complete answer paper.

OR
510 marks
a

Realize the expression F=Σm(0,1,3,5,8,11,12,14,15) using 8×1 MUX.

5 marks

Answer

Sign in to view the complete answer paper.

b

Design the full adder circuit using two half adder circuits.

5 marks

Answer

Sign in to view the complete answer paper.

Part B - Unit III

610 marks
a

With the block diagram, Truth table, describe the principle operation of edge triggered negative SR flip flop.

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain the operation of 4-stage twisted ring counter with circuit diagram and timing diagram.

5 marks

Answer

Sign in to view the complete answer paper.

OR
710 marks
a

With the aid of external logic, convert D type flip-flop to a JK flip-flop.

5 marks

Answer

Sign in to view the complete answer paper.

b

Design a synchronous modulo-12 counter using JK flip flops.

5 marks

Answer

Sign in to view the complete answer paper.

Part B - Unit IV

810 marks
a

Design a mod-10 Ripple counter using T flip flops and explain its operation.

5 marks

Answer

Sign in to view the complete answer paper.

b

Draw a state diagram of a sequence detector which can detect 101.

5 marks

Answer

Sign in to view the complete answer paper.

OR
9

Design a 4 bit ring counter with initial count 1100 loaded in it. Prepare a state table and draw the state diagram including those of unused states and also the output waveforms.

10 marks

Answer

Sign in to view the complete answer paper.

Part B - Unit V

10

For the machine shown, find the equivalent partition and a corresponding reduced machine in standard form.

10 marks

Answer

Sign in to view the complete answer paper.

OR
11

Design a sequential logic circuit of a 4 bit counter to start counting from 0000 to 1000 and this process should go on. Draw the ASM chart and design the Data processing unit and the control unit.

10 marks

Answer

Sign in to view the complete answer paper.

About this paper

This page contains the solved question paper with answers of SWITCHING THEORY AND LOGIC DESIGN from JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD for B.Tech ETM II II, December - 2018, R16.

For the question paper without answers, switch to the Question Paper tab.

Other papers in SWITCHING THEORY AND LOGIC DESIGN

Loading Question Papers

Fetching data from database...