Jawaharlal Nehru Technological University Hyderabad

Jawaharlal Nehru Technological University Hyderabad B.Tech II Year DIGITAL LOGIC DESIGN Previous Question Paper (March - 2021 - R15)

B.Tech | II Year | I Semester | R15 | March - 2021

Answer PaperPaper Code: 123CT/113BSMaximum Marks: 75Time: 3 hours

Answer any five questions. All questions carry equal marks.

Main

115 marks
a

Solve for x: i) (367)8=(x)2 ii) (378.93)10 = (x)8 iii) (B9F.AE)16 = (x)8 iv) (16)10 = (100)x.

8 marks

Answer

i) To convert (367)8 to binary, replace each octal digit with its 3-bit binary equivalent: 3=011, 6=110, 7=111. Thus, (367)8 = (011110111)2.

ii) To convert (378.93)10 to octal, divide the integer 378 by 8 repeatedly: 378/8 = 47 remainder 2; 47/8 = 5 remainder 7; 5/8 = 0 remainder 5. Reading remainders upwards gives (572)8. For the fraction 0.93, multiply by 8: 0.93 * 8 = 7.44 (7); 0.44 * 8 = 3.52 (3); 0.52 * 8 = 4.16 (4). Thus, (378.93)10 ≈ (572.734)8.

iii) To convert (B9F.AE)16 to octal, first convert to binary: B=1011, 9=1001, F=1111, A=1010, E=1110. Binary is 101110011111.10101110. Grouping into 3 bits from the radix point: 101 110 011 111 . 101 011 100. Converting groups to octal: 5637.534. Thus, (B9F.AE)16 = (5637.534)8.

iv) For (16)10 = (100)x, the equation is 1*x2 + 0*x1 + 0*x0 = 16. Therefore, x2 = 16, which gives x = 4.

b

Convert (163.875)10 to binary, octal, hexadecimal.

7 marks

Answer

For (163.875)10:

Binary: Integer 163 = 101000112. Fraction 0.875 * 2 = 1.75 (1); 0.75 * 2 = 1.5 (1); 0.5 * 2 = 1.0 (1). Thus, (163.875)10 = (10100011.111)2.

Octal: Group binary bits into sets of three from the radix point: 010 100 011 . 111. This results in (243.7)8.

Hexadecimal: Group binary bits into sets of four from the radix point: 1010 0011 . 1110. This results in (A3.E)16.

215 marks
a

What are universal gates? Realize AND, OR, NOT, XOR gates using universal gates.

7 marks

Answer

Sign in to view the complete answer paper.

b

Obtain the canonical SOP form of the following functions: i) Y(A,B) = A+B ii) Y(A,B,C,D) = AB+ACD

8 marks

Answer

Sign in to view the complete answer paper.

315 marks
a

Simplify the expression Y=Σ m(7,9,10,11,12,13,14,15) using the k-map method.

8 marks

Answer

Sign in to view the complete answer paper.

b

Simplify the following Boolean function using K-map: F(A,B,C,D)= Σ m(1,3,7,11,15) + Σ d(0,2,5)

7 marks

Answer

Sign in to view the complete answer paper.

415 marks
a

Simplify the expression Y= Π (7, 9, 10, 11, 12, 13, 14, 15) using the k-map method.

7 marks

Answer

Sign in to view the complete answer paper.

b

Simplify the expression Y= m1 + m5 + m10 + m11 + m12 + m13 + m15 using the k-map method.

8 marks

Answer

Sign in to view the complete answer paper.

515 marks
a

Draw the schematic diagram and truth table for half adder. Explain the design approach for half adder using universal gates. Draw the logic diagrams with relevant expressions.

8 marks

Answer

Sign in to view the complete answer paper.

b

Design, draw and explain a 4-bit binary carry look ahead adder.

7 marks

Answer

Sign in to view the complete answer paper.

615 marks
a

Describe the operations performed by the following logic circuits with an example: i) Comparator ii) Decoder iii) Encoder

8 marks

Answer

Sign in to view the complete answer paper.

b

Explain the operation of a 3-to-8 decoder 74LS138. Realize 4-to-16 decoder using two 3-to-8 decoders.

7 marks

Answer

Sign in to view the complete answer paper.

715 marks
a

Design, draw and explain a synchronous MOD-12 down-counter using j-k flip-flop.

7 marks

Answer

Sign in to view the complete answer paper.

b

Design, draw and explain a 4-bit ring counter using D- flip flops with relevant timing diagrams.

8 marks

Answer

Sign in to view the complete answer paper.

815 marks
a

Give the logic implementation of a 32×4 bit ROM using decoder of suitable size.

7 marks

Answer

Sign in to view the complete answer paper.

b

Implement the following Boolean function with PLA F(A,B,C) = Σ m(1,5,6,7).

8 marks

Answer

Sign in to view the complete answer paper.

About this paper

This page contains the question paper of DIGITAL LOGIC DESIGN from Jawaharlal Nehru Technological University Hyderabad for B.Tech CSE II Year I Semester, March - 2021, R15.

For the solved question paper with answers, switch to the Answer Paper tab.

Other papers in DIGITAL LOGIC DESIGN

Loading Question Papers

Fetching data from database...