JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B.Tech II Year DIGITAL LOGIC AND PULSE CIRCUITS Previous Question Paper (December - 2018 - R16)

B.Tech | II Year | II Semester | R16 | December - 2018

Answer PaperPaper Code: 134ARMaximum Marks: 75Time: 3 Hours

Note: This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit.

Part A

125 marks
a

What are the advantages of 2’s complement?

2 marks

Answer

The main advantages of 2's complement are that it provides a unique representation for zero (avoiding the +0 and -0 ambiguity found in 1's complement) and simplifies arithmetic operations, as subtraction can be performed using only addition circuitry.

b

What are Universal gates? Why they called so?

3 marks

Answer

Universal gates are logic gates that can implement any Boolean function or logic circuit without needing any other type of gate. NAND and NOR gates are classified as universal gates because any basic logic operation (AND, OR, NOT) can be constructed using only combinations of these gates.

c

Compare a decoder with a Demultiplexer.

2 marks

Answer

Sign in to view the complete answer paper.

d

Implement function f = AB + A'B' using 2x1 MUX.

3 marks

Answer

Sign in to view the complete answer paper.

e

Write the difference between combinational circuit and sequential circuit.

2 marks

Answer

Sign in to view the complete answer paper.

f

Draw the 3-bit Ripple counter logical diagram.

3 marks

Answer

Sign in to view the complete answer paper.

g

Design RC Integrator Circuit.

2 marks

Answer

Sign in to view the complete answer paper.

h

Design a positive clipper with negative biasing circuit.

3 marks

Answer

Sign in to view the complete answer paper.

i

What is Multivibrator? List different types of Multivibrators.

2 marks

Answer

Sign in to view the complete answer paper.

j

Draw the constant current sweep circuit.

3 marks

Answer

Sign in to view the complete answer paper.

Part B

210 marks
a

Obtain the 1’s and 2’s complement of the following binary numbers 1010101, 0111000, 0000001, 10000, 00000 Also obtain 9’s and 10’s complement of the following decimal numbers 09900, 10000, 00000

5 marks

Answer

Sign in to view the complete answer paper.

b

What is a reflected code? Write about reflected codes by giving examples.

5 marks

Answer

Sign in to view the complete answer paper.

OR
310 marks
a

Draw the multiple-level NAND circuit for the following expression: w (x + y + z) + xyz

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain about Weighted and non-weighted codes.

5 marks

Answer

Sign in to view the complete answer paper.

4

Reduce the following expression using K-Map and implement the minimal expression using Universal gates. F= ∑m (0, 2, 4, 6, 7, 8, 10, 12, 13, 15).

10 marks

Answer

Sign in to view the complete answer paper.

OR
510 marks
a

Explain about Ripple Adder/Subtractor using 2’s complement method.

5 marks

Answer

Sign in to view the complete answer paper.

b

Reduce 16×1 MUX using lower size Multiplexers.

5 marks

Answer

Sign in to view the complete answer paper.

610 marks
a

Convert JK Flip-Flop to SR and T-Flip-flop.

5 marks

Answer

Sign in to view the complete answer paper.

b

Design Decade counter using JK-Flip Flop.

5 marks

Answer

Sign in to view the complete answer paper.

OR
7

Explain the operation of 4-bit ring counter with circuit diagram, state transition diagram and state table. Draw the corresponding timing diagrams.

10 marks

Answer

Sign in to view the complete answer paper.

810 marks
a

Relate the operation of series clipper and shunt clipper with corresponding RC circuits.

5 marks

Answer

Sign in to view the complete answer paper.

b

Prove clamping circuit theorem by including cut-in voltage of diode.

5 marks

Answer

Sign in to view the complete answer paper.

OR
910 marks
a

Obtain the output voltage levels of RC low pass circuit for square wave input.

5 marks

Answer

Sign in to view the complete answer paper.

b

What are practical clamping circuits? Differentiate with an ideal circuit.

5 marks

Answer

Sign in to view the complete answer paper.

1010 marks
a

Draw the circuit of emitter coupled mono stable multi and explains its operation.

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain the operation of miller sweep generator.

5 marks

Answer

Sign in to view the complete answer paper.

OR
1110 marks
a

Draw the circuit diagram of BJT-boot strap time base generator.

5 marks

Answer

Sign in to view the complete answer paper.

b

Draw the circuit of emitter coupled Astable multi and explains the operation.

5 marks

Answer

Sign in to view the complete answer paper.

About this paper

This page contains the solved question paper with answers of DIGITAL LOGIC AND PULSE CIRCUITS from JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD for B.Tech EIE II Year II Semester, December - 2018, R16.

For the question paper without answers, switch to the Question Paper tab.

Other papers in DIGITAL LOGIC AND PULSE CIRCUITS

Loading Question Papers

Fetching data from database...