JNTU

JNTU B.Tech II DIGITAL LOGIC AND PULSE CIRCUITS Previous Question Paper (September/October - 2023 - R16)

B.Tech | II | II-II | R16 | September/October - 2023

Answer PaperPaper Code: 134ARMaximum Marks: 75Time: 3 Hours

Note: i) Question paper consists of Part A, Part B.
ii) Part A is compulsory, which carries 25 marks. In Part A, answer all questions.
iii) In Part B, Answer any one question from each unit. Each question carries 10 marks and may have a, b as sub questions.

PART - A

1a

Convert (4021.2)5 to its equivalent decimal.

2 marks

Answer

To convert the base-5 number (4021.2)5 to decimal, we multiply each digit by its corresponding power of 5 based on its position:

(4 × 53) + (0 × 52) + (2 × 51) + (1 × 50) + (2 × 5-1)

Calculating each term:

(4 × 125) + (0 × 25) + (2 × 5) + (1 × 1) + (2 × 0.2) = 500 + 0 + 10 + 1 + 0.4 = 511.4

The decimal equivalent is 511.4.

1b

Give the general procedure for converting a Boolean expression into multilevel NAND diagram?

3 marks

Answer

To convert a Boolean expression into a multilevel NAND-only implementation, follow these steps:

  1. Simplify the Boolean expression into a sum-of-products (SOP) or product-of-sums (POS) form, or keep it in its multilevel factored form.
  2. Replace every AND gate and every OR gate in the logic diagram with a NAND gate.
  3. If an AND gate was replaced by a NAND gate, the output is inverted. To compensate for this inversion, place an inverter (a NAND gate with inputs tied together) at the output of the NAND gate, or use the property of bubble pushing to cancel out the extra inversions.
  4. Ensure that every signal path maintains the original logic by adding or removing inverters as necessary. Specifically, if an OR gate is replaced by a NAND gate, the inputs must be complemented (inverted) to maintain the correct logic function according to De Morgan's laws.
1c

What is the difference between decoder and demultiplexer?

2 marks

Answer

Sign in to view the complete answer paper.

1d

Convert the given expression in canonical POS form Y = AB + A'C + BC' using K-map.

3 marks

Answer

Sign in to view the complete answer paper.

1e

What is race around condition in a flip-flop?

2 marks

Answer

Sign in to view the complete answer paper.

1f

Give the characteristic equation and truth table of SR-FlipFlop.

3 marks

Answer

Sign in to view the complete answer paper.

1g

Write the difference between comparator and clipping circuit.

2 marks

Answer

Sign in to view the complete answer paper.

1h

Describe the condition for a high pass circuit to acts as a differentiator?

3 marks

Answer

Sign in to view the complete answer paper.

1i

Define pulse width and duty Cycle.

2 marks

Answer

Sign in to view the complete answer paper.

1j

Draw the circuit diagram of Astable multivibrator.

3 marks

Answer

Sign in to view the complete answer paper.

PART - B

210 marks
a

Implement the Boolean Expression for EX – OR gate using NAND Gates.

4 marks

Answer

Sign in to view the complete answer paper.

b

Find X − Y using 1’s complement method and 2’s complement methods for x = 11011011 and y = 10101010.

6 marks

Answer

Sign in to view the complete answer paper.

OR
3

Explain in detail, the usage of Hamming codes for error detection and error correction with an example by considering the data bit as 0101.

10 marks

Answer

Sign in to view the complete answer paper.

4

Simplify the following function and implement it using NAND gates only F(w, x, y, z) = Σm(1, 3, 5, 7, 9, 11, 13, 15) with don't care states d(w, x, y, z) = Σ(0, 2, 4, 6, 8).

10 marks

Answer

Sign in to view the complete answer paper.

OR
510 marks
a

Design a full adder circuit using logic gates.

5 marks

Answer

Sign in to view the complete answer paper.

b

Design a 3 × 8 decoder using 2 × 4 decoders. Draw the truth table.

5 marks

Answer

Sign in to view the complete answer paper.

6

Describe the design procedure with neat diagram about 4 bit bidirectional shift register with parallel load.

10 marks

Answer

Sign in to view the complete answer paper.

OR
7

Design 3 bit counter using T Flip Flop and draw its State diagram, Excitation table, K-map, Logic diagram.

10 marks

Answer

Sign in to view the complete answer paper.

810 marks
a

A square wave whose peak to peak amplitude is 2 V extends ± 1 V with respect to ground. The duration of the positive section is 0.1 s and that of the negative section is 0.2 s. if this waveform is impressed upon an RC integrating circuit whose time constant is 0.2 s, what are the steady-state maximum and minimum values of the output waveform?

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain the response of high pass RC circuit for a step input signal.

5 marks

Answer

Sign in to view the complete answer paper.

OR
910 marks
a

Explain the steps to analyze a clamping network with an example.

5 marks

Answer

Sign in to view the complete answer paper.

b

A periodic waveform is applied to an RC low-pass circuit shown below figure 1 is a square wave with T1 = 0.1 sec, T2 = 0.2 sec and the time constant τ = 0.1 sec. Draw the output waveform and mark all voltages.

5 marks

Answer

Sign in to view the complete answer paper.

1010 marks
a

Design a fixed-bias bistable multivibrator shown in figure 2 using Ge transistors having hFE(min) = 50, VCC = 10 V and VBB = 10 V, VCE(sat) = 0.1 V, VBE = 0.3 V, IC(sat) = 5 mA and assume IB(Sat) = 1.5 IB(min).

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain the operation of Astable multivibrator and draw its output waveforms.

5 marks

Answer

Sign in to view the complete answer paper.

OR
1110 marks
a

Explain how a Monostable Multivibrator can be used as a voltage to time converter.

5 marks

Answer

Sign in to view the complete answer paper.

b

With a neat sketch explain about transistor Miller time base generator.

5 marks

Answer

Sign in to view the complete answer paper.

About this paper

This page contains the solved question paper with answers of DIGITAL LOGIC AND PULSE CIRCUITS from JNTU for B.Tech EIE II II-II, September/October - 2023, R16.

For the question paper without answers, switch to the Question Paper tab.

Other papers in DIGITAL LOGIC AND PULSE CIRCUITS

Loading Question Papers

Fetching data from database...