JNTU

JNTU B.Tech II Year DIGITAL LOGIC DESIGN AND COMPUTER ORGANIZATION Previous Question Paper (November/December - 2018 - R15)

B.Tech | II Year | II-I | R15 | November/December - 2018

Answer PaperPaper Code: 123BQMaximum Marks: 75Time: 3 Hours

Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks.

Part A

125 marks
a

What are multi computers?

2 marks

Answer

Multi-computers are parallel computing systems consisting of multiple independent processors, each with its own local memory. These processors communicate and coordinate tasks by exchanging messages through an interconnection network, rather than sharing a global memory space.

b

Convert octal number 574 to binary and decimal.

3 marks

Answer

To convert octal 574 to binary, replace each digit with its 3-bit equivalent: 5=101, 7=111, 4=100. Thus, 5748 = 1011111002. To convert to decimal: (5 × 82) + (7 × 81) + (4 × 80) = 320 + 56 + 4 = 38010.

c

What is a Combinational circuit? Give examples.

2 marks

Answer

Sign in to view the complete answer paper.

d

What is race around condition?

3 marks

Answer

Sign in to view the complete answer paper.

e

How is the effective address calculated in IA-32 Pentium?

2 marks

Answer

Sign in to view the complete answer paper.

f

Give the differences between RISC and CISC.

3 marks

Answer

Sign in to view the complete answer paper.

g

Name two Multiple Bus Organizations.

2 marks

Answer

Sign in to view the complete answer paper.

h

Explain any three memory management requirements.

3 marks

Answer

Sign in to view the complete answer paper.

i

What is bus arbitration? Mention the types of bus arbitration.

2 marks

Answer

Sign in to view the complete answer paper.

j

What is interrupt? Give its classifications.

3 marks

Answer

Sign in to view the complete answer paper.

Part B

210 marks
a

Explain the functions and organization of address bus, data bus and control bus in a digital computer system.

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain about the Memory unit of a Computer.

5 marks

Answer

Sign in to view the complete answer paper.

OR
310 marks
a

Explain about the various performance measures.

5 marks

Answer

Sign in to view the complete answer paper.

b

Represent the number (+46.5)10 and (+17)10 as a floating point binary number with 24 bits. The normalized fraction mantissa has 16 bits and exponent has 8 bits.

5 marks

Answer

Sign in to view the complete answer paper.

410 marks
a

Prove that NAND and NOR gates are universal gates.

5 marks

Answer

Sign in to view the complete answer paper.

b

What are minterms and maxterms? Explain the minimization of Boolean expressions using Karnaugh method by taking a 4 variable expression.

5 marks

Answer

Sign in to view the complete answer paper.

OR
510 marks
a

What is a Decoder? Draw the logic diagram of a 2-to-4-line decoder with only NOR gates. Include an Enable input.

5 marks

Answer

Sign in to view the complete answer paper.

b

Design a Decade counter using JK flip-flops.

5 marks

Answer

Sign in to view the complete answer paper.

6

Draw the hardware circuit diagram of 4 bit Arithmetic Logic Unit (ALU) with mode selection and perform various arithmetic and logic operations with examples.

10 marks

Answer

Sign in to view the complete answer paper.

OR
710 marks
a

Explain with flow chart the hardware algorithm for divide operation.

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain Hardwired control mechanism.

5 marks

Answer

Sign in to view the complete answer paper.

810 marks
a

Discuss the concepts of virtual Memory.

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain the design of hardwired control logic.

5 marks

Answer

Sign in to view the complete answer paper.

OR
910 marks
a

Explain Cache memory mapping technique.

5 marks

Answer

Sign in to view the complete answer paper.

b

Difference between Static RAM and Dynamic RAM.

5 marks

Answer

Sign in to view the complete answer paper.

1010 marks
a

Describe an asynchronous data transfer using hand shaking with the help of timing diagram.

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain about IOP in detail.

5 marks

Answer

Sign in to view the complete answer paper.

OR
11

What is DMA data transfer? Explain the organization of a DMA controller with the help of neat diagram and write applications and advantages of DMA data transfer.

10 marks

Answer

Sign in to view the complete answer paper.

About this paper

This page contains the question paper of DIGITAL LOGIC DESIGN AND COMPUTER ORGANIZATION from JNTU for B.Tech IT II Year II-I, November/December - 2018, R15.

For the solved question paper with answers, switch to the Answer Paper tab.

Other papers in DIGITAL LOGIC DESIGN AND COMPUTER ORGANIZATION

Loading Question Papers

Fetching data from database...