Jawaharlal Nehru Technological University Hyderabad
Jawaharlal Nehru Technological University Hyderabad B.Tech II COMPUTER ORGANIZATION AND ARCHITECTURE Previous Question Paper (March - 2021 - R18)
Answer any five questions
All questions carry equal marks
Main
Discuss the functional units of a digital computer.
Answer
A digital computer consists of five primary functional units that work together to process data:
- Input Unit: Accepts raw data and instructions from external sources (e.g., keyboard, mouse) and converts them into a machine-readable binary format.
- Memory Unit: Stores programs and data. It is divided into primary memory (RAM/ROM) for fast access by the CPU and secondary storage (HDD/SSD) for long-term data retention.
- Arithmetic Logic Unit (ALU): Performs all arithmetic (addition, subtraction) and logical (AND, OR, NOT) operations required for data processing.
- Control Unit (CU): Acts as the central nervous system of the computer. It coordinates the activities of all other units by issuing control signals, managing instruction execution, and controlling data flow.
- Output Unit: Converts processed binary results into human-readable form (e.g., monitors, printers).
Demonstrate construction of a common bus system with multiplexers.
Answer
A common bus system allows multiple registers to transfer data to a single shared path using multiplexers to select which register's output is placed on the bus at any given time. For a system with n registers of k bits each, the construction involves:
- Multiplexer Selection: Use k multiplexers, where each multiplexer has n inputs. Each input corresponds to the same bit position across all n registers.
- Control Lines: The selection lines of all k multiplexers are tied together. A set of log2(n) control lines is used to select which register will output its data to the bus.
- Data Routing: If register R0 is selected, the 0th input of every multiplexer is routed to its respective output, effectively placing the contents of R0 onto the bus lines.
- Bus Width: The number of multiplexers used equals the word size (k bits), ensuring that all bits of the selected register are transferred in parallel.
This configuration prevents bus contention by ensuring only one register's output is enabled on the bus lines simultaneously.
Design a 4-bit combinational circuit decrementer using four full-adder circuits.
Answer
Sign in to view the complete answer paper.
What is the difference between a direct and an indirect address instruction? How many references to memory are needed for each type of instruction to bring an operand into a processor register?
Answer
Sign in to view the complete answer paper.
Discuss the need of memory stack and stack limits.
Answer
Sign in to view the complete answer paper.
Explain the general register organization of the processor.
Answer
Sign in to view the complete answer paper.
Explain addition and subtraction of floating point numbers with an example and necessary flowchart.
Answer
Sign in to view the complete answer paper.
A two way set associative cache has lines of 16 bytes and a total size of 8 K bytes. The 64 Mbytes main memory is byte addressable. Show the format of main memory address.
Answer
Sign in to view the complete answer paper.
How does SDRAM differ from ordinary DRAM?
Answer
Sign in to view the complete answer paper.
Explain the major differences between the central computer and peripheral. How to resolve these differences?
Answer
Sign in to view the complete answer paper.
Discuss the Strobe control method of Asynchronous data transfer.
Answer
Sign in to view the complete answer paper.
What is parallel processing? Explain Flynn’s classification of computer.
Answer
Sign in to view the complete answer paper.
Illustrate vector operations and vector processing.
Answer
Sign in to view the complete answer paper.
Discuss about RISC Pipeline.
Answer
Sign in to view the complete answer paper.
What is cache coherence problem? Discuss solutions for it.
Answer
Sign in to view the complete answer paper.