JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B.Tech II Year COMPUTER ORGANIZATION Previous Question Paper (April - 2018 - R15)

B.Tech | II Year | II Semester | R15 | April - 2018

Answer PaperPaper Code: 124CNMaximum Marks: 75Time: 3 Hours

Note: This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.

PART A

125 marks
a

Define different types of interrupts.

2 marks

Answer

Interrupts are classified into three main types: Hardware interrupts, which are initiated by external devices via hardware pins; Software interrupts, which are triggered by specific instructions within a program; and Exceptions (or traps), which are generated internally by the processor due to errors or exceptional conditions like division by zero.

b

What are the different status bit conditions?

3 marks

Answer

Status bits (flags) indicate the outcome of arithmetic and logical operations. Common conditions include: Carry Flag (CF) for carry/borrow out of the MSB; Zero Flag (ZF) set if the result is zero; Sign Flag (SF) set if the result is negative; Parity Flag (PF) indicating the parity of the result; and Overflow Flag (OF) indicating a signed arithmetic overflow.

c

Differentiate Isolated Vs Memory mapped I/O.

2 marks

Answer

Sign in to view the complete answer paper.

d

Draw the block and timing diagram of handshaking.

3 marks

Answer

Sign in to view the complete answer paper.

e

Define hit ratio.

2 marks

Answer

Sign in to view the complete answer paper.

f

Define mapping and what the types of mapping techniques are.

3 marks

Answer

Sign in to view the complete answer paper.

g

What is the function of READY pin of 8086 processor?

2 marks

Answer

Sign in to view the complete answer paper.

h

What is the purpose of segmentation?

3 marks

Answer

Sign in to view the complete answer paper.

i

Explain the Shift instructions in 8086.

2 marks

Answer

Sign in to view the complete answer paper.

j

What is the difference between SUB instruction and CMP instruction?

3 marks

Answer

Sign in to view the complete answer paper.

PART B

210 marks
a

What is addressing mode? Explain different addressing modes with numeric example.

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain 3-address, 2-address, 1-address, zero-address instruction. X= (A+B)*(C+D)

5 marks

Answer

Sign in to view the complete answer paper.

OR
310 marks
a

What are the different types of CPU organization. Explain each organization in detail with an example.

5 marks

Answer

Sign in to view the complete answer paper.

b

Define subroutine call and return. Explain different conditional branch instructions with tested condition and mnemonics.

5 marks

Answer

Sign in to view the complete answer paper.

410 marks
a

What is DMA? Explain the block diagram of DMA controller.

5 marks

Answer

Sign in to view the complete answer paper.

b

Differentiate programmed I/O and interrupt-initiated I/O mode of transfer.

5 marks

Answer

Sign in to view the complete answer paper.

OR
510 marks
a

Explain the block diagram of DMA transfer in a computer system.

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain IOP-CPU-IOP communication in detail.

5 marks

Answer

Sign in to view the complete answer paper.

610 marks
a

Differentiate different types of ROMs.

5 marks

Answer

Sign in to view the complete answer paper.

b

A block set associated cache consists of a total of 64 blocks divided into 4-block sets. The main memory contains 4096 blocks, each containing of 128 words. i) How many bits are there in main memory address? ii) How many bits are there in each of tag, set and word fields?

5 marks

Answer

Sign in to view the complete answer paper.

OR
710 marks
a

Define virtual memory. Explain how a virtual address is mapped to a physical address using mapping table with an example.

5 marks

Answer

Sign in to view the complete answer paper.

b

Differentiate static RAM and dynamic RAM chips.

5 marks

Answer

Sign in to view the complete answer paper.

810 marks
a

Explain the pins of 8086 in Maximum Mode.

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain the process of 20 bit address generation using 16 bit registers in 8086 (Segmented Memory).

5 marks

Answer

Sign in to view the complete answer paper.

OR
910 marks
a

Explain the following Addressing Modes with suitable examples i) Direct ii) Immediate and iii) Based-Indexed.

5 marks

Answer

Sign in to view the complete answer paper.

b

How is pipelining implemented in 8086?

5 marks

Answer

Sign in to view the complete answer paper.

1010 marks
a

Explain following instructions in 8086 with suitable examples i) AAA ii) XOR iii) STD

5 marks

Answer

Sign in to view the complete answer paper.

b

Differentiate between RET and IRET instruction in 8086.

5 marks

Answer

Sign in to view the complete answer paper.

OR
1110 marks
a

Write an assembly language program in 8086 to sort in ascending order.

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain about any two string manipulation instructions in 8086 in detail.

5 marks

Answer

Sign in to view the complete answer paper.

About this paper

This page contains the solved question paper with answers of COMPUTER ORGANIZATION from JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD for B.Tech CSE II Year II Semester, April - 2018, R15.

For the question paper without answers, switch to the Question Paper tab.

Other papers in COMPUTER ORGANIZATION

Loading Question Papers

Fetching data from database...