Jawaharlal Nehru Technological University Hyderabad
Jawaharlal Nehru Technological University Hyderabad B.Tech II COMPUTER ORGANIZATION Previous Question Paper (April/May - 2023 - R13)
Note: i) Question paper consists of Part A, Part B. ii) Part A is compulsory, which carries 25 marks. In Part A, Answer all questions. iii) In Part B, Answer any one question from each unit. Each question carries 10 marks and may have a, b as sub questions.
Part A
Define effective address.
Answer
The effective address is the actual memory address derived from the instruction's address field using a specific addressing mode, which the CPU uses to access the required operand.
Discuss about status bit conditions.
Answer
Status bits (or flags) are individual bits in a status register that indicate the outcome of an arithmetic or logical operation. Common status bits include:
- Zero (Z): Set to 1 if the result of an operation is zero.
- Carry (C): Set to 1 if there is a carry out of the most significant bit.
- Sign (S): Set to 1 if the most significant bit of the result is 1 (indicating a negative number).
- Overflow (V): Set to 1 if the operation results in a signed overflow.
Define Cycle stealing.
Answer
Sign in to view the complete answer paper.
Write the Flowchart for programmed I/O.
Answer
Sign in to view the complete answer paper.
Define locality of reference.
Answer
Sign in to view the complete answer paper.
Describe replacement algorithms for set associate cache.
Answer
Sign in to view the complete answer paper.
Define idle state in 8086.
Answer
Sign in to view the complete answer paper.
Describe extra segment register and its purpose.
Answer
Sign in to view the complete answer paper.
Explain Bit manipulation instructions.
Answer
Sign in to view the complete answer paper.
Write instructions to Load 26 (decimal) into register CX.
Answer
Sign in to view the complete answer paper.
Part B
What is an interrupt? What are different types of interrupts? Explain them.
Answer
Sign in to view the complete answer paper.
Describe general register organization with block diagram.
Answer
Sign in to view the complete answer paper.
Describe register transfer for the fetch phase with circuit.
Answer
Sign in to view the complete answer paper.
Explain conditional branch instructions.
Answer
Sign in to view the complete answer paper.
Draw a timing diagram for handshaking.
Answer
Sign in to view the complete answer paper.
Explain DMA controller with block diagram.
Answer
Sign in to view the complete answer paper.
Describe Intel 8089 IOP.
Answer
Sign in to view the complete answer paper.
How many 128×8 RAM chips are needed to provide a memory capacity of 2048 bytes.
Answer
Sign in to view the complete answer paper.
What additional logic is required to give a no match result for a word in an associative memory when all key bits are zero?
Answer
Sign in to view the complete answer paper.
Explain associate memory page table.
Answer
Sign in to view the complete answer paper.
Explain different types of mapping procedures in cache memory.
Answer
Sign in to view the complete answer paper.
Explain special functions of general registers.
Answer
Sign in to view the complete answer paper.
Describe flag registers in 8086 CPU.
Answer
Sign in to view the complete answer paper.
Specify the addressing modes in 8086 with example.
Answer
Sign in to view the complete answer paper.
Write an ALP to find factorial of number for 8086.
Answer
Sign in to view the complete answer paper.
Write an ALP to reverse the given string for 8086.
Answer
Sign in to view the complete answer paper.
Write assembly language program to list alphanumeric characters by illustrating JUMP instruction?
Answer
Sign in to view the complete answer paper.
Write instructions to evaluate the expressions: a = b + c –d; z = x + y + w – v +u
Answer
Sign in to view the complete answer paper.