JNTU

JNTU B.Tech II SWITCHING THEORY AND LOGIC DESIGN Previous Question Paper (November/December - 2020 - R13)

B.Tech | II | II | R13 | November/December - 2020

Answer PaperPaper Code: 114DTMaximum Marks: 75Time: 2 Hours

Answer any Five Questions

All Questions Carry Equal Marks

Main

115 marks
a

Expand A BC + ABD + ABCD to min terms and max terms.

8 marks

Answer

The given expression is F(A, B, C, D) = ABC + ABD + ABCD. First, express each term in canonical form by including missing variables:

  1. ABC = ABC(D + D') = ABCD + ABCD' = m(15) + m(14)
  2. ABD = ABD(C + C') = ABCD + ABC'D = m(15) + m(11)
  3. ABCD = m(15)

Combining these, the minterms are Σm(11, 14, 15). The canonical sum-of-products form is F = m(11) + m(14) + m(15).

The maxterms are the remaining indices from the set {0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 13}. Thus, the product-of-sums form is ΠM(0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 13).

b

Generate the Hamming code for 1011.

7 marks

Answer

For a 4-bit data word (1011), we require 3 parity bits (p1, p2, p4) since 2n ≥ m + n + 1 (23 ≥ 4 + 3 + 1). Assigning positions: D3=1, D5=0, D6=1, D7=1.

Parity bit calculations (even parity):

  • p1 checks positions 1, 3, 5, 7: p1 ⊕ D3 ⊕ D5 ⊕ D7 = 0 ⇒ p1 ⊕ 1 ⊕ 0 ⊕ 1 = 0 ⇒ p1 = 0
  • p2 checks positions 2, 3, 6, 7: p2 ⊕ D3 ⊕ D6 ⊕ D7 = 0 ⇒ p2 ⊕ 1 ⊕ 1 ⊕ 1 = 0 ⇒ p2 = 1
  • p4 checks positions 4, 5, 6, 7: p4 ⊕ D5 ⊕ D6 ⊕ D7 = 0 ⇒ p4 ⊕ 0 ⊕ 1 ⊕ 1 = 0 ⇒ p4 = 0

The resulting Hamming code is 0110011.

215 marks
a

List the octal and hexadecimal numbers from 16 to 32.

8 marks

Answer

Sign in to view the complete answer paper.

b

Convert (4057.06)8 to binary code.

7 marks

Answer

Sign in to view the complete answer paper.

315 marks
a

Find the complement of F = wx + yz; then show that FF' = 0 and F + F' = 1.

7 marks

Answer

Sign in to view the complete answer paper.

b

Design a combinational circuit with three inputs and one output. The output is 1 when the binary value of the inputs is less than 3. The output is 0 otherwise.

8 marks

Answer

Sign in to view the complete answer paper.

4

Implement the function f = A ⊕ B ⊕ C using:

a) 8×1 Multiplexer

b) 4×1 Multiplexer

15 marks

Answer

Sign in to view the complete answer paper.

515 marks
a

Convert JK-flip flop to D-flip flop.

7 marks

Answer

Sign in to view the complete answer paper.

b

Draw a SR flip-flop and tabulate its excitation table and truth table.

8 marks

Answer

Sign in to view the complete answer paper.

615 marks
a

Give differences between Combinational and sequential circuits.

8 marks

Answer

Sign in to view the complete answer paper.

b

Draw and explain about Master-Slave JK Flip-Flop.

7 marks

Answer

Sign in to view the complete answer paper.

7

A sequential circuit has one flip-flop Q, two inputs x and y, and one output S. It consists of a full-adder circuit connected to a D flip-flop. Derive the state table and state diagram of the sequential circuit.

15 marks

Answer

Sign in to view the complete answer paper.

8

Find the minimal state reduced machine for the following machine using Partition method.

Present StateNext State, Z (x=0)Next State, Z (x=1)
AD,0H,1
BF,1C,1
CD,0F,1
DC,0E,1
EC,1D,1
FD,1D,1
GD,1C,1
HB,1A,1
15 marks

Answer

Sign in to view the complete answer paper.

About this paper

This page contains the solved question paper with answers of SWITCHING THEORY AND LOGIC DESIGN from JNTU for B.Tech ECE II II, November/December - 2020, R13.

For the question paper without answers, switch to the Question Paper tab.

Other papers in SWITCHING THEORY AND LOGIC DESIGN

Loading Question Papers

Fetching data from database...