JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B.Tech II SWITCHING THEORY AND LOGIC DESIGN Previous Question Paper (December - 2018 - R13)

B.Tech | II | II | R13 | December - 2018

Answer PaperPaper Code: 114DTMaximum Marks: 75Time: 3 Hours

Note: This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.

Part A

125 marks
a

What is the simplest technique for detecting errors?

2 marks

Answer

The simplest technique for detecting errors is the Parity Bit method, which involves adding an extra bit (either even or odd parity) to a binary string to ensure the total number of 1s is either even or odd.

b

What are the basic operations in Boolean algebra?

3 marks

Answer

The three basic operations in Boolean algebra are:

  • AND (Logical multiplication, represented by the dot operator or juxtaposition).
  • OR (Logical addition, represented by the plus operator).
  • NOT (Logical complement or inversion, represented by an overbar or prime symbol).
c

What is subcube?

2 marks

Answer

Sign in to view the complete answer paper.

d

What is maxterm?

3 marks

Answer

Sign in to view the complete answer paper.

e

What is a Flip-Flop?

2 marks

Answer

Sign in to view the complete answer paper.

f

What is a Race around condition?

3 marks

Answer

Sign in to view the complete answer paper.

g

What is a full modulus counter?

2 marks

Answer

Sign in to view the complete answer paper.

h

What are the various methods used for triggering flip-flops?

3 marks

Answer

Sign in to view the complete answer paper.

i

What is meant by finite state machine.

2 marks

Answer

Sign in to view the complete answer paper.

j

What are the salient features of ASM chart?

3 marks

Answer

Sign in to view the complete answer paper.

Part B

210 marks
a

Solve for x: (i) (367)8=(x)2 (ii) (378.93)10 = (x)8 (iii) (B9F.AE)16 = (x)8 (iv) (16)10 = (100)x

5 marks

Answer

Sign in to view the complete answer paper.

b

Convert (163.875)10 to binary, octal and hexadecimal.

5 marks

Answer

Sign in to view the complete answer paper.

OR
310 marks
a

What are universal gates? Realize AND, OR, NOT, XOR gates using universal gates.

5 marks

Answer

Sign in to view the complete answer paper.

b

Obtain the canonical SOP form of the following functions: i) Y (A,B) = A+B ii) Y(A,B,C,D) = AB+ACD.

5 marks

Answer

Sign in to view the complete answer paper.

410 marks
a

Simplify the expression Y=∑ m(7,9,10,11,12,13,14,15) using the k-map method.

5 marks

Answer

Sign in to view the complete answer paper.

b

Simplify the following Boolean function F(A,B,C,D)=∑ m(1,3,7,11,15)+∑ d(0,2,5)

5 marks

Answer

Sign in to view the complete answer paper.

OR
510 marks
a

Simplify the expression Y= ∏M (0,1,4,5,7,9,15) +d(2,10,13) using Tabular method.

5 marks

Answer

Sign in to view the complete answer paper.

b

Simplify the expression Y= m1 + m5 +m10+m11 +m12+m13+m15 using the k-map method.

5 marks

Answer

Sign in to view the complete answer paper.

6

Realize D-FF and T-FF using JK-FF. Draw the logic diagrams with their truth tables and excitation tables.

10 marks

Answer

Sign in to view the complete answer paper.

OR
7

Convert JK-Flip-Flop to S-R, D and T-flops.

10 marks

Answer

Sign in to view the complete answer paper.

8

Design, draw and explain a synchronous MOD-12 down-counter using j-k flip-flop.

10 marks

Answer

Sign in to view the complete answer paper.

OR
9

Design, draw and explain a 4-bit ring counter using D- flip flops with relevant timing diagrams.

10 marks

Answer

Sign in to view the complete answer paper.

1010 marks
a

What are the capabilities and limitations of finite state machines?

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain the procedure for state minimization using the Merger chart Methods with suitable example.

5 marks

Answer

Sign in to view the complete answer paper.

OR
1110 marks
a

Draw and explain the ASM chart for a binary multiplier.

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain the data path subsystem for a weighing machine.

5 marks

Answer

Sign in to view the complete answer paper.

About this paper

This page contains the solved question paper with answers of SWITCHING THEORY AND LOGIC DESIGN from JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD for B.Tech EEE II II, December - 2018, R13.

For the question paper without answers, switch to the Question Paper tab.

Other papers in SWITCHING THEORY AND LOGIC DESIGN

Loading Question Papers

Fetching data from database...