JNTU

JNTU B.Tech II SWITCHING THEORY AND LOGIC DESIGN Previous Question Paper (February - 2024 - R13)

B.Tech | II | II | R13 | February - 2024

Answer PaperPaper Code: 114DTMaximum Marks: 75Time: 3 Hours

Question paper consists of Part A, Part B. Part A is compulsory, which carries 25 marks. In Part A, answer all questions. In Part B, Answer any one question from each unit. Each question carries 10 marks and may have a, b as sub questions.

Part A

125 marks
a

What is Gray code? List out limitations of it.

2 marks

Answer

Gray code is a non-weighted binary code where consecutive numbers differ by only one bit position. Its primary limitations are that it is not suitable for direct arithmetic operations and requires conversion to standard binary or BCD for mathematical processing.

b

How do you obtain dual of an expression? Give suitable example.

3 marks

Answer

To obtain the dual of a Boolean expression, replace every AND operator with an OR operator, every OR operator with an AND operator, and interchange all 0s and 1s. Variables and their complements remain unchanged.

Example: The dual of the expression

A + B · 0
is
A · (B + 1)
.

c

What are merits of K-map method?

2 marks

Answer

Sign in to view the complete answer paper.

d

Design a full adder using two half address.

3 marks

Answer

Sign in to view the complete answer paper.

e

Compare latch and flip flop.

2 marks

Answer

Sign in to view the complete answer paper.

f

Explain the timing considerations of sequential circuits.

3 marks

Answer

Sign in to view the complete answer paper.

g

What are the basic types of shift registers?

2 marks

Answer

Sign in to view the complete answer paper.

h

Compare asynchronous and synchronous counters.

3 marks

Answer

Sign in to view the complete answer paper.

i

Define finite state machine.

2 marks

Answer

Sign in to view the complete answer paper.

j

What is an ASM chart? Explain.

3 marks

Answer

Sign in to view the complete answer paper.

Part B

210 marks
a

Convert the given Gray code number to equivalent binary 001001011110010.

4 marks

Answer

Sign in to view the complete answer paper.

b

Convert (A0F9.0EBA)16 to decimal, binary, octal.

6 marks

Answer

Sign in to view the complete answer paper.

OR
310 marks
a

Obtain dual of the following Boolean expressions i) AB+A(B+C)+B' (B+D) ii) A+B+A'B'C.

5 marks

Answer

Sign in to view the complete answer paper.

b

Obtain the compliment of the following Boolean expressions i) A'B+A'BC'+A'BCD+A'BC'D'E ii) ABEF+ABE'F'+A'B'EF.

5 marks

Answer

Sign in to view the complete answer paper.

410 marks
a

Define i) Prime implicants ii) Essential prime implicants.

4 marks

Answer

Sign in to view the complete answer paper.

b

Minimize the following expression using K-map and realize using NOR Gates. f = π M(0,4,6,7,8,12,13,14,15).

6 marks

Answer

Sign in to view the complete answer paper.

OR
510 marks
a

Explain the differences between a MUX and a DEMUX. Realize 16-input multiplexer by cascading of two 8-input multiplexers 74151.

4 marks

Answer

Sign in to view the complete answer paper.

b

Realize the function f(A,B,C,D)=π(1,4,6,10,14)+d(0,8,11,15) using: i) 16:1 MUX ii) 8:1 MUX.

6 marks

Answer

Sign in to view the complete answer paper.

610 marks
a

What is meant by ‘edge triggered’? Differentiate SR-FF and JK-FF with their functional operation and excitation tables.

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain the realization of SR flip-flop, JK flip-flop using D flip-flop.

5 marks

Answer

Sign in to view the complete answer paper.

OR
710 marks
a

Realize D-FF and T-FF using JK-FF. Draw the logic diagrams with their truth tables.

5 marks

Answer

Sign in to view the complete answer paper.

b

Deduce the design procedure for sequential logic circuits and give the classification of sequential logic circuits.

5 marks

Answer

Sign in to view the complete answer paper.

810 marks
a

Discuss about synchronous and ripple counters. Compare their merits and demerits.

5 marks

Answer

Sign in to view the complete answer paper.

b

What do you mean by universal shift register? Draw and explain its circuit diagram and operation.

5 marks

Answer

Sign in to view the complete answer paper.

OR
910 marks
a

What is a shift register? Explain about the following modes of operations in a four bit shift register (i) shift right (ii) shift left (iii) bidirectional.

6 marks

Answer

Sign in to view the complete answer paper.

b

Design and construct MOD-5 synchronous counter using JK flip flops.

4 marks

Answer

Sign in to view the complete answer paper.

1010 marks
a

What are the capabilities and limitations of finite state machines? Discuss.

5 marks

Answer

Sign in to view the complete answer paper.

b

What are the Moore and Melay machines? Compare them.

5 marks

Answer

Sign in to view the complete answer paper.

OR
1110 marks
a

Name the elements of an ASM chart and define each one of them.

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain the control subsystem implementation of weighing machine.

5 marks

Answer

Sign in to view the complete answer paper.

About this paper

This page contains the question paper of SWITCHING THEORY AND LOGIC DESIGN from JNTU for B.Tech EEE II II, February - 2024, R13.

For the solved question paper with answers, switch to the Answer Paper tab.

Other papers in SWITCHING THEORY AND LOGIC DESIGN

Loading Question Papers

Fetching data from database...