JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B.Tech II Year DIGITAL LOGIC DESIGN AND COMPUTER ORGANIZATION Previous Question Paper (September/October - 2023 - R13)

B.Tech | II Year | I Semester | R13 | September/October - 2023

Answer PaperPaper Code: 113BQMaximum Marks: 75Time: 3 Hours

Note: i) Question paper consists of Part A, Part B. ii) Part A is compulsory, which carries 25 marks. In Part A, answer all questions. iii) In Part B, Answer any one question from each unit. Each question carries 10 marks and may have a, b as sub questions.

PART - A

1a

Convert the binary number 11101 to its decimal and BCD equivalent.

2 marks

Answer

To convert the binary number 11101 to decimal, calculate the sum of the powers of 2 for each bit position: 1(24) + 1(23) + 1(22) + 0(21) + 1(20) = 16 + 8 + 4 + 0 + 1 = 29. The decimal equivalent is 29. To convert to BCD, represent each decimal digit by its 4-bit binary equivalent: 2 is 0010 and 9 is 1001. Thus, the BCD equivalent is 00101001.

1b

Explain the role of the address bus in a computer system.

3 marks

Answer

The address bus is a unidirectional communication path used by the CPU to specify the physical memory address or the I/O port location it intends to access. Its primary role is to identify the specific source or destination for data transfer operations.

Key functions include:

  • Memory Addressing: It carries the address of the memory location from which data is to be read or to which data is to be written.
  • I/O Selection: It identifies specific input/output devices or registers during I/O operations.
  • Capacity Determination: The width of the address bus (number of lines) determines the maximum addressable memory space of the system, calculated as 2 to the power of n, where n is the number of lines.
1c

Explain how a D flip-flop differs from a T flip-flop.

2 marks

Answer

Sign in to view the complete answer paper.

1d

What is excitation table? Give the excitation table for JK, SR, T and D Flipflops.

3 marks

Answer

Sign in to view the complete answer paper.

1e

Explain how the size of memory addresses is determined by the number of address lines in a computer's memory system.

2 marks

Answer

Sign in to view the complete answer paper.

1f

Describe the key difference between the multiplication and division algorithms for fixed-point numbers.

3 marks

Answer

Sign in to view the complete answer paper.

1g

Explain the key difference between Random Access Memory (RAM) and Read-Only Memory (ROM).

2 marks

Answer

Sign in to view the complete answer paper.

1h

Describe a register transfer operation for loading a value from memory into a CPU register.

3 marks

Answer

Sign in to view the complete answer paper.

1i

What are the advantages of DMA transfer?

2 marks

Answer

Sign in to view the complete answer paper.

1j

Explain the difference between programmed I/O and interrupt-driven I/O.

3 marks

Answer

Sign in to view the complete answer paper.

PART - B

2

Define fixed-point and floating-point representations and highlight their use in computer systems with examples. Explain the advantages and disadvantages of each representation.

10 marks

Answer

Sign in to view the complete answer paper.

OR
310 marks
a

Discuss the concept of multiprocessors and how they can improve performance through parallel processing.

4 marks

Answer

Sign in to view the complete answer paper.

b

Convert the following to binary and then to Gray code:

i) (257.89)10 ii) (489.27)8 iii) (1CDF.6)16

6 marks

Answer

Sign in to view the complete answer paper.

410 marks
a

With a neat logic circuit explain about binary parallel adder/sub tractor.

5 marks

Answer

Sign in to view the complete answer paper.

b

Design a Decade counter using JK flip-flops.

5 marks

Answer

Sign in to view the complete answer paper.

OR
510 marks
a

Solve the multilevel NAND circuit for the following function:

F(A, B, C, D) = (A B' + C D)' E + B C (A + B)
5 marks

Answer

Sign in to view the complete answer paper.

b

Discuss the concept of Programmable Logic Devices (PLDs) and their advantages in digital circuit design.

5 marks

Answer

Sign in to view the complete answer paper.

610 marks
a

Provide an example, illustrating how memory addresses are used to access data in a computer’s memory.

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain the various addressing modes with suitable example.

5 marks

Answer

Sign in to view the complete answer paper.

OR
710 marks
a

Describe the algorithm for floating-point multiplication and highlight the challenges associated with maintaining precision.

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain Booths multiplication algorithm with an example.

5 marks

Answer

Sign in to view the complete answer paper.

810 marks
a

Explain how microinstructions are used in micro programmed control to execute complex instructions.

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain the characteristics and uses of Random Access Memory (RAM) and Read-Only Memory (ROM) in computer memory.

5 marks

Answer

Sign in to view the complete answer paper.

OR
910 marks
a

Explain the concept of virtual memory and how it extends the effective memory capacity of a computer.

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain the concept of pipelining in instruction execution and its impact on CPU performance.

5 marks

Answer

Sign in to view the complete answer paper.

1010 marks
a

Explain the purpose and features of Universal Serial Bus as a widely adopted I/O interface.

5 marks

Answer

Sign in to view the complete answer paper.

b

Describe the role of buses in connecting I/O devices to the CPU and memory.

5 marks

Answer

Sign in to view the complete answer paper.

OR
1110 marks
a

With an example explain the scenario where hardware interrupts are used to handle I/O operations efficiently.

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain the handshake control data transfer during input and output operation in asynchronous bus with timing diagram.

5 marks

Answer

Sign in to view the complete answer paper.

About this paper

This page contains the solved question paper with answers of DIGITAL LOGIC DESIGN AND COMPUTER ORGANIZATION from JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD for B.Tech IT II Year I Semester, September/October - 2023, R13.

For the question paper without answers, switch to the Question Paper tab.

Other papers in DIGITAL LOGIC DESIGN AND COMPUTER ORGANIZATION

Loading Question Papers

Fetching data from database...