JNTU
JNTU B.Tech III COMPUTER ARCHITECTURE Previous Question Paper (January/February - 2023 - R18)
Note: i) Question paper consists of Part A, Part B. ii) Part A is compulsory, which carries 25 marks. In Part A, Answer all questions. iii) In Part B, Answer any one question from each unit. Each question carries 10 marks and may have a, b as sub questions.
Part A
Convert 65.55 to IEEE 64 bit format.
Answer
To convert 65.55 to IEEE 754 64-bit (double precision) format:
- Convert the decimal number to binary: 65.55 = 64 + 1 + 0.5 + 0.05. The binary representation is 1000001.10001100110011...
- Normalize the binary: 1.0000011000110011... × 26.
- Determine the components: The sign bit is 0 (positive). The exponent is 6 + 1023 (bias) = 1029, which is 10000000101 in binary. The fraction is the bits following the leading 1: 0000011000110011...
- Combine into 64 bits: Sign (1 bit) | Exponent (11 bits) | Mantissa (52 bits). The result is 0 10000000101 0000011000110011001100110011001100110011001100110011.
Compare Computer architecture and computer organization.
Answer
Computer architecture refers to the conceptual structure and functional behavior of a computer system as seen by the programmer. It focuses on the logical attributes, such as the instruction set, number of bits used for data representation, I/O mechanisms, and addressing techniques, which determine how software interacts with the hardware.
Computer organization refers to the operational units and their interconnections that realize the architectural specifications. It focuses on the physical implementation, such as control signals, memory technology, hardware details, and the specific design of the processor's data path, which determine how the system performs the tasks defined by the architecture.
In summary, architecture defines the what (the system's capabilities), while organization defines the how (the physical realization of those capabilities).
What is mean by cache memory?
Answer
Sign in to view the complete answer paper.
List the different characteristics of memory system.
Answer
Sign in to view the complete answer paper.
What are the features of IA-32 processor?
Answer
Sign in to view the complete answer paper.
Write role of segment descriptor table.
Answer
Sign in to view the complete answer paper.
Write merits and demerits of pipelining.
Answer
Sign in to view the complete answer paper.
Write short notes on dynamic scheduling.
Answer
Sign in to view the complete answer paper.
Why pipelining in MIPS?
Answer
Sign in to view the complete answer paper.
Write features of DSP architecture.
Answer
Sign in to view the complete answer paper.
Part B
Enlist the advantages and disadvantages of Von Neumann’s computer.
Answer
Sign in to view the complete answer paper.
What is Instruction Type? Discuss in detail about various instruction formats.
Answer
Sign in to view the complete answer paper.
Demonstrate steps to perform subtraction of unsigned numbers with an example.
Answer
Sign in to view the complete answer paper.
With help of diagram, discuss multiple bus organization of a computer.
Answer
Sign in to view the complete answer paper.
Illustrate data transfer from input-output devices to CPU.
Answer
Sign in to view the complete answer paper.
Define program interrupt? Explain types of interrupts occurred during execution of a program.
Answer
Sign in to view the complete answer paper.
Draw and explain direct mapped cache organization.
Answer
Sign in to view the complete answer paper.
Discuss in detail about auxiliary memory.
Answer
Sign in to view the complete answer paper.
Explain in detail about special purpose and segment IA-32 registers.
Answer
Sign in to view the complete answer paper.
Illustrate the various instruction sets used for 8086 microprocessor.
Answer
Sign in to view the complete answer paper.
List the various modes of operations in 80x86 microprocessor and explain each with suitable example.
Answer
Sign in to view the complete answer paper.
Discuss in detail about input – output addressing in 80x86 processor.
Answer
Sign in to view the complete answer paper.
List and explain various types of array processors.
Answer
Sign in to view the complete answer paper.
Differentiate Sequential record of execution and Instruction-level Parallel record of execution.
Answer
Sign in to view the complete answer paper.
Discuss in detail about dynamic branch prediction with neat diagrams.
Answer
Sign in to view the complete answer paper.
List and elaborate data hazards for ILP processors.
Answer
Sign in to view the complete answer paper.
Compare CISC, RISC, and VLIW architectures.
Answer
Sign in to view the complete answer paper.
What is a Digital Signal Processor? With help of block diagram, explain how does Digital Signal Processor work?
Answer
Sign in to view the complete answer paper.
Draw and explain multi-cycle implementation of MIPS.
Answer
Sign in to view the complete answer paper.