JNTU

JNTU B.Tech IV VLSI DESIGN Previous Question Paper (May/June - 2019 - R15)

B.Tech | IV | I | R15 | May/June - 2019

Answer PaperPaper Code: 127JMMaximum Marks: 75Time: 3 Hours

Note: This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit.

Part A

125 marks
a

What are the two additional layers in BiCMOS technology?

2 marks

Answer

The two additional layers required in BiCMOS technology compared to standard CMOS are the N-well (or N-epitaxial layer) to house the PNP transistor and the P-base (or P-type diffusion) region for the NPN transistor base.

b

Define gm, VTH and gds of MOSFET.

3 marks

Answer

gm (Transconductance): The change in drain current per unit change in gate-source voltage, representing the gain of the MOSFET.

VTH (Threshold Voltage): The minimum gate-to-source voltage required to create a conducting channel between the source and drain.

gds (Drain Conductance): The inverse of the output resistance, representing the change in drain current per unit change in drain-source voltage in the saturation region.

c

What are the different scaling factors there in the design of VLSI?

2 marks

Answer

Sign in to view the complete answer paper.

d

What are the advantages of multi layers over single layer?

3 marks

Answer

Sign in to view the complete answer paper.

e

List different gate level design logics.

2 marks

Answer

Sign in to view the complete answer paper.

f

What is mean by fan-in and fan-out?

3 marks

Answer

Sign in to view the complete answer paper.

g

What is serial access memory?

2 marks

Answer

Sign in to view the complete answer paper.

h

What is zero counter detectors?

3 marks

Answer

Sign in to view the complete answer paper.

i

Compare PLA and PAL.

2 marks

Answer

Sign in to view the complete answer paper.

j

Define stuck–at-0/1 faults with examples.

3 marks

Answer

Sign in to view the complete answer paper.

Part B

2

Explain the fabrication steps of PMOS technology with neat diagrams.

10 marks

Answer

Sign in to view the complete answer paper.

OR
310 marks
a

What is latch up? How to overcome it?

5 marks

Answer

Sign in to view the complete answer paper.

b

Derive the pull up to pull down ratio of inverter driving another inverter.

5 marks

Answer

Sign in to view the complete answer paper.

4

What is stick diagram? What are the applications of it? How it is used in VLSI design? Draw the stick diagram for nMOS inverter.

10 marks

Answer

Sign in to view the complete answer paper.

OR
510 marks
a

What are the different types of design rules? Explain their significance in VLSI design.

5 marks

Answer

Sign in to view the complete answer paper.

b

Draw the layout of CMOS NOR gate and explain how to understand it.

5 marks

Answer

Sign in to view the complete answer paper.

6

Draw the logic diagram of dynamic NAND gate and explain its working with truth table and also compare its performance with other logic gates.

10 marks

Answer

Sign in to view the complete answer paper.

OR
7

How to drive the large capacitive loads? Explain any one of such method in detail with neat diagrams.

10 marks

Answer

Sign in to view the complete answer paper.

8

Design Parity generator and draw its logic diagram and layout and also explain its working.

10 marks

Answer

Sign in to view the complete answer paper.

OR
9

Design SRAM and draw its circuit diagram and layout and also explain how it stores bits.

10 marks

Answer

Sign in to view the complete answer paper.

1010 marks
a

What are the different parameters that are influence on the low power design?

5 marks

Answer

Sign in to view the complete answer paper.

b

How FPGAs are used in VLSI design? Explain what are the advantages of it over CPLDs?

5 marks

Answer

Sign in to view the complete answer paper.

OR
11

What are the techniques are available to test a chip? Explain them in detail.

10 marks

Answer

Sign in to view the complete answer paper.

About this paper

This page contains the solved question paper with answers of VLSI DESIGN from JNTU for B.Tech EIE IV I, May/June - 2019, R15.

For the question paper without answers, switch to the Question Paper tab.

Other papers in VLSI DESIGN

Loading Question Papers

Fetching data from database...