JNTU

JNTU B.Tech III LINEAR IC APPLICATIONS Previous Question Paper (January/February - 2023 - R15)

B.Tech | III | I | R15 | January/February - 2023

Answer PaperPaper Code: 125ECMaximum Marks: 75Time: 3 hours

i) Question paper consists of Part A, Part B.
ii) Part A is compulsory, which carries 25 marks. In Part A, Answer all questions.
iii) In Part B, Answer any one question from each unit. Each question carries 10 marks and may have a, b as sub questions.

Part A

125 marks
a

Define Common Mode Rejection Ratio (CMRR).

2 marks

Answer

Common Mode Rejection Ratio (CMRR) is defined as the ratio of the differential-mode gain (Ad) to the common-mode gain (Ac) of an operational amplifier. It is a measure of the ability of the amplifier to reject common-mode signals and is typically expressed in decibels (dB) as CMRR = 20 log10 |Ad / Ac|.

b

What is the need for current mirror circuit in differential amplifiers?

3 marks

Answer

A current mirror circuit is used in differential amplifiers to provide a stable, high-impedance constant current source for the emitter-coupled pair. This ensures that the total tail current remains constant regardless of variations in common-mode input voltage, thereby significantly improving the common-mode rejection ratio (CMRR) and providing high gain.

c

Draw circuit diagram for AC amplifiers using op-amp.

2 marks

Answer

Sign in to view the complete answer paper.

d

How a practical differentiator circuit eliminates problem of instability?

3 marks

Answer

Sign in to view the complete answer paper.

e

What are the disadvantages of passive filter?

2 marks

Answer

Sign in to view the complete answer paper.

f

List the applications of sawtooth wave generator.

3 marks

Answer

Sign in to view the complete answer paper.

g

Draw the block schematic of the PLL.

2 marks

Answer

Sign in to view the complete answer paper.

h

State few applications of 555 timers.

3 marks

Answer

Sign in to view the complete answer paper.

i

What are the limitations of weighted resistor type D/A converter?

2 marks

Answer

Sign in to view the complete answer paper.

j

Calculate the value corresponding to LSB of 8 – bit DAC for 0 – 10 Volts range.

3 marks

Answer

Sign in to view the complete answer paper.

Part B

210 marks
a

With a neat internal block diagram, explain the importance of each internal block of an operational Amplifier.

6 marks

Answer

Sign in to view the complete answer paper.

b

The output voltage of an op-amp circuit changes by 20V in 4micro seconds. Find the slew rate and derive the necessary equations.

4 marks

Answer

Sign in to view the complete answer paper.

OR
3

Explain the DC and AC analysis of Dual input Balanced output Differential Amplifier.

10 marks

Answer

Sign in to view the complete answer paper.

4

With a neat circuit diagram and necessary waveforms explain op-amp as a:

10 marks
a

Comparator

5 marks

Answer

Sign in to view the complete answer paper.

b

Sample and hold circuit.

5 marks

Answer

Sign in to view the complete answer paper.

OR
510 marks
a

With a neat circuit diagram, explain about voltage follower.

5 marks

Answer

Sign in to view the complete answer paper.

b

Find R1 and Rf in the practical integrator (lossy integrator), so that the peak gain is 20 dB and the gain is 3 dB down from its peak when ω=10,000 rad/sec. Use a capacitance of 0.01 μF.

5 marks

Answer

Sign in to view the complete answer paper.

610 marks
a

Draw the square wave generator circuit using op-amp and derive the expression for frequency of oscillation.

5 marks

Answer

Sign in to view the complete answer paper.

b

Design a wide band pass filter having fL=400Hz, fH=2KHz and pass band gain=4. Find the value of Q of the filter.

5 marks

Answer

Sign in to view the complete answer paper.

OR
710 marks
a

Draw the circuit diagram of RC-phase shift oscillator and necessary derivations for frequency of oscillation.

5 marks

Answer

Sign in to view the complete answer paper.

b

Draw the circuit of the Triangular wave generator using an op-amp and derive the expression for its Time period.

5 marks

Answer

Sign in to view the complete answer paper.

8

Draw the block schematic of a PLL. And describe the function of each block briefly.

10 marks

Answer

Sign in to view the complete answer paper.

OR
910 marks
a

Explain the operation of 555 Timer in an astable mode.

5 marks

Answer

Sign in to view the complete answer paper.

b

Design 555 timer circuit in Astable mode to get output waveform with 50% duty cycle.

5 marks

Answer

Sign in to view the complete answer paper.

1010 marks
a

Draw the complete block schematic circuit of a weighted resistor DAC and explain its operation. Derive expression for its output voltage for n-bits.

6 marks

Answer

Sign in to view the complete answer paper.

b

An 8-bit analog to digital converter has a supply voltage of +12 volts. Calculate: (i) The voltage step size for LSB. (ii) The value of analog input voltage for a digital output of 01001011.

4 marks

Answer

Sign in to view the complete answer paper.

OR
1110 marks
a

Explain in detail the operation of a flash type of ADC

6 marks

Answer

Sign in to view the complete answer paper.

b

Define important performance specifications of Digital to Analog converters and list their typical values.

4 marks

Answer

Sign in to view the complete answer paper.

About this paper

This page contains the solved question paper with answers of LINEAR IC APPLICATIONS from JNTU for B.Tech EIE III I, January/February - 2023, R15.

For the question paper without answers, switch to the Question Paper tab.

Other papers in LINEAR IC APPLICATIONS

Loading Question Papers

Fetching data from database...