JNTU
JNTU B.Tech II STRUCTURED DIGITAL SYSTEM DESIGN Previous Question Paper (December - 2017 - R13)
Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks.
Part A
Define the terms Information and Binary logic.
Answer
Information refers to the meaning or message conveyed by data, represented in digital systems as discrete values. Binary logic is a mathematical system that deals with variables that can take only two discrete values, typically 0 and 1, representing two distinct physical states.
Using ASSERTED and other phraseology, describe the general AND and OR gates?
Answer
An AND gate produces an ASSERTED output only if all its input signals are simultaneously ASSERTED. An OR gate produces an ASSERTED output if at least one of its input signals is ASSERTED.
Define fan-in, fan-out and standard load.
Answer
Sign in to view the complete answer paper.
What is tri-state buffer?
Answer
Sign in to view the complete answer paper.
What is the difference between a sequential machine and a finite state machine?
Answer
Sign in to view the complete answer paper.
List the two essential properties a digital system must have in order to be classed as a sequential circuit.
Answer
Sign in to view the complete answer paper.
Define the state of the machine.
Answer
Sign in to view the complete answer paper.
What are the applications of ring counters?
Answer
Sign in to view the complete answer paper.
What is meant by SISO-SIPO?
Answer
Sign in to view the complete answer paper.
How a shift register can be used to derive the twisted ring counter?
Answer
Sign in to view the complete answer paper.
Part B
Explain the implementation procedure in hardware for the following expression:
Answer
Sign in to view the complete answer paper.
Design a four bit parity checker that is, a circuit that can be used to check parity over a five bit word as well as generate the parity bit over a four bit word.
Answer
Sign in to view the complete answer paper.
Implement the following Boolean function using only one 7442 (BCD to decimal decoder with LOW ASSERTED outputs) and some extra gates:
Answer
Sign in to view the complete answer paper.
Draw the block diagram of a two bit comparator and explain its working with truth-table and also write its equation.
Answer
Sign in to view the complete answer paper.
Draw the schematic symbol for a wired OR network and also draw its wired OR circuit.
Answer
Sign in to view the complete answer paper.
Explain the concept of current flow for a wired logic circuit when the bus wire is HIGH.
Answer
Sign in to view the complete answer paper.
Draw the black box model of the general logic device and explain it in terms of loading concept.
Answer
Sign in to view the complete answer paper.
Determine the propagation delay through an inverter with neat illustrations.
Answer
Sign in to view the complete answer paper.
Explain the working of a finite machine with general modal diagram.
Answer
Sign in to view the complete answer paper.
How the sequential circuits are classified? Explain them.
Answer
Sign in to view the complete answer paper.
Draw the circuit diagram of RC oscillator and explain its working and also write its advantages and disadvantages.
Answer
Sign in to view the complete answer paper.
Convert the RS flip-flop to a T-Latch and explain them with truth table.
Answer
Sign in to view the complete answer paper.
Explain the procedure for developing the hardware for the NEXT STATE DECODER.
Answer
Sign in to view the complete answer paper.
Explain the process of state reduction to recovering errors incurred during the state diagram design.
Answer
Sign in to view the complete answer paper.
Design a synchronous finite state machine which will sequence from state a=00 to state b=11 to state c=10 to state d=01, then reverse itself at state 'a' and state 'd' if the input COSQ(H) is ASSERTED. Any time the COSQ input is NOT ASSERTED the circuit is to revert to state a and hold. Carry out all steps for the design.
Answer
Sign in to view the complete answer paper.
Design modulo 8 Gray code up/down counter and draw its logic diagram.
Answer
Sign in to view the complete answer paper.
Using a four bit universal shift register 74194 and design a sequence generator which cycles through the sequence: 0000, 1000, 1100, 0110, 1101, 1011, 0111, 0011, 0001, 0000....
Answer
Sign in to view the complete answer paper.