JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B.Tech II STRUCTURED DIGITAL SYSTEM DESIGN Previous Question Paper (December - 2018 - R13)

B.Tech | II | II-II | R13 | December - 2018

Answer PaperPaper Code: 114DRMaximum Marks: 75Time: 3 Hours

Note: This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.

Part A

1.a

Show how a full adder can be realized using half adders.

2 marks

Answer

A full adder can be realized using two half adders and one OR gate. The first half adder takes the inputs A and B to produce a sum (S1) and a carry (C1). The second half adder takes the sum S1 and the input carry (Cin) to produce the final sum (S) and a second carry (C2). The final carry output (Cout) is obtained by ORing C1 and C2.

S = (A ⊕ B) ⊕ Cin
Cout = (A ⋅ B) + ((A ⊕ B) ⋅ Cin)
1.b

Show with an example how a decoder can be used to implement Multiple-input Boolean function.

3 marks

Answer

A decoder can implement a Boolean function by using its output lines as minterms. Since a decoder with n inputs generates 2n outputs, each output represents a unique combination of input variables. By connecting the appropriate output lines corresponding to the minterms of the function to an OR gate, the Boolean expression is realized.

For example, to implement the function F(A, B, C) = Σm(1, 3, 7) using a 3-to-8 decoder:

  1. Connect inputs A, B, and C to the decoder input pins.
  2. Identify the output lines corresponding to minterms 1, 3, and 7 (labeled Y1, Y3, and Y7).
  3. Connect these three output lines to the inputs of a 3-input OR gate.
  4. The output of the OR gate provides the function F = A'B'C + A'BC + ABC.
1.c

Define Fan-in and Fan-out.

2 marks

Answer

Sign in to view the complete answer paper.

1.d

Illustrate Propagation delay in a combinational circuit.

3 marks

Answer

Sign in to view the complete answer paper.

1.e

Define race around condition, state how it can be avoided.

2 marks

Answer

Sign in to view the complete answer paper.

1.f

What is sequential circuit? Give examples.

3 marks

Answer

Sign in to view the complete answer paper.

1.g

Give the importance of state reduction.

2 marks

Answer

Sign in to view the complete answer paper.

1.h

Explain the excitation table of JK flip-flop.

3 marks

Answer

Sign in to view the complete answer paper.

1.i

Realize 3-bit ring counter using D flip-flops.

2 marks

Answer

Sign in to view the complete answer paper.

1.j

Draw the logic diagram for 4-bit Serial-In Serial-Out shift register.

3 marks

Answer

Sign in to view the complete answer paper.

Part B

210 marks
a

Explain the functionality of a 4-bit magnitude comparator. Draw its realization diagram.

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain the working principle of 3 × 8 Priority encoder with the help of functional table.

5 marks

Answer

Sign in to view the complete answer paper.

OR
310 marks
a

Design a 4-bit parallel adder and explain its functionality with an example.

5 marks

Answer

Sign in to view the complete answer paper.

b

Show the realization 12-bit magnitude comparator using 7485 ICs.

5 marks

Answer

Sign in to view the complete answer paper.

4

Discuss the practical aspects of Wired Logic in a bus-oriented structures.

10 marks

Answer

Sign in to view the complete answer paper.

OR
510 marks
a

Discuss about tri-state bus system with suitable illustration.

5 marks

Answer

Sign in to view the complete answer paper.

b

Explain the wired-AND logic with suitable example.

5 marks

Answer

Sign in to view the complete answer paper.

610 marks
a

Explain the clocking aspect and triggering mechanism in flip flops.

4 marks

Answer

Sign in to view the complete answer paper.

b

Using characteristic table and timing diagrams, explain the operation of SR flip-flop.

6 marks

Answer

Sign in to view the complete answer paper.

OR
710 marks
a

Analyze the following clock oscillator shown in figure below using timing diagrams and determine the frequency of oscillation. (Assume the propagation delay through each inverter is 20 nsec)

5 marks

Answer

Sign in to view the complete answer paper.

b

Design a clocked SR flip-flop using NAND gates and obtain its characteristic table.

5 marks

Answer

Sign in to view the complete answer paper.

8

Discuss the procedure for developing Next state decoder with a suitable design example.

10 marks

Answer

Sign in to view the complete answer paper.

OR
9

Discuss the procedure of analyse synchronous sequential circuits.

10 marks

Answer

Sign in to view the complete answer paper.

10

Discuss the realization and working principle of 4-bit Johnson counter with timing diagram.

10 marks

Answer

Sign in to view the complete answer paper.

OR
11

Design decode counter and then explain its operation with the help of wave forms.

10 marks

Answer

Sign in to view the complete answer paper.

About this paper

This page contains the solved question paper with answers of STRUCTURED DIGITAL SYSTEM DESIGN from JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD for B.Tech EIE II II-II, December - 2018, R13.

For the question paper without answers, switch to the Question Paper tab.

Other papers in STRUCTURED DIGITAL SYSTEM DESIGN

Loading Question Papers

Fetching data from database...