JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B.Tech II Year STRUCTURED DIGITAL SYSTEM DESIGN Previous Question Paper (July/August - 2021 - R13)

B.Tech | II Year | II Semester | R13 | July/August - 2021

Answer PaperPaper Code: 114DRMaximum Marks: 75Time: 3 Hours

Answer any five questions. All questions carry equal marks.

Main

115 marks
a

Design a combinational circuit that will compare two bits A and B and produce one of three outputs: A > B, A = B, A < B. This circuit must be designed such that it can be used as a module in a circuit which compares the relative magnitude of two eight bit words.

9 marks

Answer

To design a 1-bit magnitude comparator, let the two bits be A and B. We define three output functions: G (A > B), E (A = B), and L (A < B). The truth table is as follows:

ABGEL
00010
01001
10100
11010

From the truth table, the Boolean expressions are:

G = A B'
E = (A ⊕ B)' = A'B' + AB
L = A'B

To use this as a module for an 8-bit comparator, the circuit must accept inputs from a less significant stage. Let G_in, E_in, and L_in be the outputs from the previous bit comparison. The modified logic for cascading is:

G_out = G + (E ⋅ G_in)
E_out = E ⋅ E_in
L_out = L + (E ⋅ L_in)

For the least significant bit, G_in = 0, L_in = 0, and E_in = 1.

b

Explain different logic operators.

6 marks

Answer

Logic operators are fundamental building blocks of digital systems used to perform Boolean operations on binary variables:

  • AND (Conjunction): Produces a high output (1) only if all input variables are high. Represented by the dot operator (A ⋅ B).
  • OR (Disjunction): Produces a high output if at least one input variable is high. Represented by the plus operator (A + B).
  • NOT (Inversion/Complement): A unary operator that inverts the input state (0 becomes 1, 1 becomes 0). Represented by a prime (A') or overbar.
  • NAND: The complement of the AND operation; produces 0 only when all inputs are 1.
  • NOR: The complement of the OR operation; produces 1 only when all inputs are 0.
  • XOR (Exclusive OR): Produces 1 if the inputs are different. Represented by the circled plus operator (A ⊕ B).
  • XNOR (Exclusive NOR): The complement of XOR; produces 1 if the inputs are identical.
215 marks
a

Implement the following Boolean function using only one 7442 (BCD to decimal decoder with LOW ASSERTED outputs) and some extra gates (ANDing and ORing functions) F(A,B,C,D) = ABC+AB′CD′+A′BC′D+A′B′CD′

8 marks

Answer

Sign in to view the complete answer paper.

b

Draw the general schematic model for the 2n –to-1 MUX and explain its working with truth table.

7 marks

Answer

Sign in to view the complete answer paper.

315 marks
a

Which type of hardware related information should familiar to design a digital circuit. Explain.

7 marks

Answer

Sign in to view the complete answer paper.

b

Draw the general model of a combinational circuit including the propagation delay and explain effects of propagation delay.

8 marks

Answer

Sign in to view the complete answer paper.

4

What are the two widely used devices for implementing wired logic and explain their working briefly.

15 marks

Answer

Sign in to view the complete answer paper.

515 marks
a

Explain how a control system is used to solve the problems in digital circuits with neat traditional model.

7 marks

Answer

Sign in to view the complete answer paper.

b

Design JK-Flip-Flop using NAND gates and then explain the operation of it.

8 marks

Answer

Sign in to view the complete answer paper.

6

Convert the RS flip-flop, T-flip-flop, and JK flip-flop to a D-Latch and explain them with truth table.

15 marks

Answer

Sign in to view the complete answer paper.

7

Explain the three factors used in the design of NEXT STATE DECODER and draw its state diagram.

15 marks

Answer

Sign in to view the complete answer paper.

8

Using a universal shift register such as the 74194 and design a self-correcting modulo 7 ring counter.

15 marks

Answer

Sign in to view the complete answer paper.

About this paper

This page contains the solved question paper with answers of STRUCTURED DIGITAL SYSTEM DESIGN from JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD for B.Tech EIE II Year II Semester, July/August - 2021, R13.

For the question paper without answers, switch to the Question Paper tab.

Other papers in STRUCTURED DIGITAL SYSTEM DESIGN

Loading Question Papers

Fetching data from database...